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: High Bandwidth Memory (HBM) System Assembly

High Bandwidth Memory (HBM) System Assembly
ABSTRACT
This disclosure describes high bandwidth memory (HBM) systems and their assembly.
Per techniques of this disclosure, an interposer is utilized to house the HBM module(s) and a
chiplet that includes I/O components, e.g., HBM PHY, attached under the HBM die rather than
be placed on the main logic die. The chiplet includes an HBM controller, HBM PHY, Die to Die
(D2D) connector, tree pattern generator (TGEN), etc., and is utilized to provide I/O connections
to the HBM module, which is assembled on an interposer along with the chiplet. An ASIC (or
other processor) is connected to the HBM system via a common or separate interposer. The
packaging of the ASIC with the HBM system is performed subsequent to quality testing and/or
screening of the HBM system.
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High bandwidth memory (HBM) systems are commonly utilized in servers that utilize
special purpose processors such as artificial intelligence (AI) accelerators, graphics processing
units (GPU), application specific integrated circuits (ASICs)or other datacenter processors.
Design and assembly of HBM systems that includes multiple HBM modules poses certain
challenges.
Providing a large number of HBM modules on a single package leads to the HBM
modules being located at a relatively large distance from the main logic die, thereby requiring
long traces that reduce die-area margin and can lead to early failure. Additionally, since the
Input/Output (I/O) connections, also referred to as HBM PHY are preferably located in the same
node as the main logic die, a large amount of die area is allotted to the HBM PHY which reduces
the available logic area for computation. The analog nature of the HBM PHY also constrains
performance when HBM modules are placed in logic nodes. The anticipated trends in logic die
technology towards use of process technology with smaller feature sizes (e.g., 2 nm technology),
can further exacerbate the problem since the available surface area on the package to locate
analog I/O and HBM PHY is likely to be restricted further.
DESCRIPTION
This disclosure describes techniques for the assembly and integration of ASICs with High
Bandwidth Memory (HBM) systems. Per techniques of this disclosure, an interposer is utilized
to house the HBM module(s) and a chiplet that includes I/O components, e.g., HBM PHY,
attached under the HBM die rather than being placed on the main logic die.
An ASIC is connected to an HBM system (that includes one or more HBMs and
corresponding I/O components) via a common or separate interposer. The packaging of the ASIC
with the HBM system is performed subsequent to quality testing and/or screening (e.g., for early
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life failure) of the HBM system. This enables robust testing of the HBM system that includes
application of high temperature stress and can reduce or eliminate instances of discarding an
ASIC because of faulty HBM module(s).

Fig. 1: HBM system is located on a separate interposer from an ASIC
Fig. 1 depicts an example of a HBM silicon module that is connected to an ASIC using a
separate interposer, per techniques of this disclosure. As depicted in Fig. 1, a chiplet that
includes an HBM controller, HBM PHY, die-to-die (D2D) connector, tree pattern generator
(TGEN), etc. is utilized to provide I/O connections to the HBM, which is assembled on an
interposer along with the chiplet. The I/O connectors which provide interconnects between the
HBM and the ASIC can be provided at a lower surface of the HBM die rather than occupy space
on the main logic die. A common HBM PHY can be designed for multiple configurations and be
used in different applications. The I/O interconnects on the interposer can be based on the same
technology as the chipset, e.g., Bunch of Wires (BoW) with micro-bumps. As depicted in Fig. 1,
a separate interposer (or common substrate) is utilized to house the ASIC in this assembly, which
is then connected to the interposer that houses the HBM and chiplet.
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Fig. 2: Workflow for separate interposer/substrate
Fig. 2 depicts an example assembly workflow for an HBM system that is connected to an
ASIC via a separate interposer. The HBM mobile and chiplet are assembled on an interposer
(210). Subsequent to assembly, the HBMs and their connections are tested, screened, and any
faulty and repairable HBMs are repaired (220).
The assembly is tested to ensure that all HBMs and the interconnects on the chiplet pass a
quality assurance (QA) test (230). Qualification of the chiplet can be performed independently of
qualification of the ASIC and package. If any of the HBMs and/or interconnects are faulty and
not repairable, the corresponding faulty chiplet and HBM combination is discarded (240). If the
HBM assembly passes the QA test, the ASIC is attached to the HBM system (250) via a separate
interposer, or via a common substrate.
Utilizing a separate interposer for each HBM die enables use of relatively smaller
interposer sizes as well as provides a robust system for screening and QA testing to avoid
failures in the package. For use cases with a large number of HBMs per package, this can reduce
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a ratio of discarded to accepted HBM dies. Use of a separate interposer can also enable use of
multiple HBM suppliers as well as reduce engineering costs by having chiplets qualified by third
party testers. The area on the die that was previously occupied by HBM PHY is available for
compute die-area.

Fig. 3: HBM System and ASIC are located on a common interposer
Fig. 3 depicts an example HBM system that is connected to an ASIC via a common
interposer. As depicted, the HBM system includes one or more HBM units connected to a
corresponding chiplet that includes a HBM controller, HBM PHY, Die to Die (D2D) connectors,
and tree pattern generator (TGEN). The HBM system is connected to an ASIC via the chiplet.
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Fig. 4: Workflow for common interposer
Fig. 4 depicts an example assembly workflow for a HBM system that is connected to an
ASIC via a common interposer. The HBM and chiplet are assembled (410) on a common
interposer that is large enough to accommodate the HBM system as well as the ASIC. Multiple
HBMs and chiplets can be assembled on a single common interposer, as shown. Subsequent to
assembly, the HBMs and their connections are tested, screened, and any faulty and repairable
HBMs are repaired (420).
The assembly is tested to ensure that all HBMs and the interconnects on the chiplet pass a
quality assurance (QA) test (430). If any of the HBMs and/or interconnects are faulty and not
repairable, the interposer (HBMs and chiplets) is discarded (440). If the HBM assembly passes
the QA test, the ASIC is attached (450) to the chiplets and HBMs on the common interposer.
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Fig. 5: HBM systems can be connected to multiple ASICs on a common substrate
Fig. 5 illustrates an example HBM system that is connected to multiple ASICs on a
common substrate. The HBM system includes a HBM module and a chiplet assembled on an
interposer. Multiple ASICs assembled on the interposer can be connected to the HBM system via
the chiplet.
Utilization of the chiplets described herein can support symmetric connectivity as well as
boost signal integrity in the package due to shorter channels for the die-to-die (D2D) connector
and shorter connections on the interposer between the chiplet and HBM when compared to
conventional I/O interconnects.
CONCLUSION
This disclosure describes high bandwidth memory (HBM) systems and their assembly.
Per techniques of this disclosure, an interposer is utilized to house the HBM module(s) and a
chiplet that includes I/O components, e.g., HBM PHY, attached under the HBM die rather than
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be placed on the main logic die. The chiplet includes an HBM controller, HBM PHY, Die to Die
(D2D) connector, tree pattern generator (TGEN), etc., and is utilized to provide I/O connections
to the HBM module, which is assembled on an interposer along with the chiplet. An ASIC (or
other processor) is connected to the HBM system via a common or separate interposer. The
packaging of the ASIC with the HBM system is performed subsequent to quality testing and/or
screening of the HBM system.
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